

This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.

SPECIFICATION

Device Name : Power Integrated Module

Type Name : 7MBR20UF060

Spec. No. : MS6M00819

保守廃止予定機種
Not recommend for new design.

	DATE	NAME	APPROVED	Fuji Electric Device Technology Co.,Ltd.				
DRAWN	Aug. -06-'04	K. Komatsu	Y. Seki	DWG. NO.	MS6M00819	1/16		a
CHECKED	Aug. -06-'04	O. Ikawa						
CHECKED		K. Yamada						

Revised Records


[illegible]

This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.

保守廃止予定機種
Not recommend for new design.


7MBR20UF060 Specification

1. Outline Drawing (Unit : mm)



Module only designed for mounting on PCB with 1.7 ± 0.3 mm thickness ^(a)


2. Equivalent circuit




This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.

3. Pin positions with tolerance (Unit : mm)

PIN POSITIONS WITH TOLERANCE $\pm \phi 0.4$



4. Drilling layout for PCB



Please refer to mounting instructions (Technical Rep. No. : MT5F14628a) when you mount this product.

(a)

5. Absolute Maximum Ratings (at Tc= 25°C unless otherwise specified)

Items		Symbols	Conditions		Maximum Ratings	Units
Inverter	Collector-Emitter voltage	VCES			600	V
	Gate-Emitter voltage	VGES			±20	V
	Collector current	Ic	Continuous	Tc=65°C	20	A
				Tc=25°C	25	
		Icp	1ms	Tc=65°C	40	A
				Tc=25°C	50	
		-Ic	Continuous	Tc=65°C	20	A
Collector Power Dissipation	Pc	1 device		78	W	
Brake	Collector-Emitter voltage	VCES			600	V
	Gate-Emitter voltage	VGES			±20	V
	Collector current	Ic	Continuous	Tc=65°C	15	A
				Tc=25°C	19	
		Icp	1ms	Tc=65°C	30	A
				Tc=25°C	28	
	Collector Power Dissipation	Pc	1 device		76	W
Converter	Average Output Current	Io	50Hz/60Hz sine wave		20	A
	Surge Current (Non-Repetitive)	IFSM	Tj=150°C,10ms		210	A
	I ² t (Non-Repetitive)	I ² t	half sine wave		221	A ² s
Junction temperature		Tj			150	°C
Storage temperature		Tstg			-40~ +125	°C
Isolation voltage	between terminal and baseplate ^(*1)	Viso	AC : 1min		2500	V
	between thermistor and others ^(*2)				2500	V
Mounting Screw Torque			M4		1.3~1.7	N.m

(*1) All terminals should be connected together when isolation test will be done.

(*2) Terminal T1 and T2 should be connected together. And another terminals should be connected together and shorted to baseplate.

6. Electrical characteristics (at Tj= 25°C unless otherwise specified)

Items		Symbols	Conditions		Characteristics			Units	
					min.	typ.	Max.		
Inverter	Zero gate voltage Collector current	ICES	VGE =	0 V, VCE = 600 V	-	-	1.0	mA	
	Gate-Emitter leakage current	IGES	VCE =	0 V, VGE = ±20 V	-	-	200	nA	
	Gate-Emitter threshold voltage	VGE(th)	VCE =	20 V, Ic = 15 mA	4.5	6.0	7.5	V	
	Collector-Emitter saturation voltage	VCE(sat) (Terminal)	VGE =	15 V, Tj=25°C	-	1.95	2.45	V	
				Tj=125°C	-	2.35 a	2.85 a		
		VCE(sat) (Chip)	Ic =	20 A, Tj=25°C	-	1.85	2.35		
				Tj=125°C	-	2.25 a	2.75 a		
	Input capacitance	Cies	VGE =	0 V, VCE = 10 V f = 1 MHz	-	1500	-	pF	
	Turn-on time	ton	Vcc=	300 V	-	0.35	1.2	μs	
		tr	Ic =	20 A	-	0.12	0.6		
		tr(i)	VGE =	±15 V	-	0.08	-		
	Turn-off time	toff	RG =	150 Ω	-	0.40	1.0		
		tf			-	0.05	0.35		
Forward on voltage	VF (Terminal)	IF =	20 A, Tj=25°C	-	1.70	2.10	V		
			Tj=125°C	-	1.75 a	2.15 a			
	VF (Chip)		Tj=25°C	-	1.60	2.00			
				Tj=125°C	-	1.65 a		2.05 a	
Reverse recovery time	trr	IF =	20 A	-	-	300	ns		
Brake	Zero gate voltage Collector current	ICES	VGE =	0 V, VCE = 600 V	-	-	1.0	mA	
	Gate-Emitter leakage current	IGES	VCE =	0 V, VGE = ±20 V	-	-	200	nA	
	Gate-Emitter threshold voltage	VGE(th)	VCE =	20 V, Ic = 8 mA	4.5	6.0	7.5	V	
	Collector-Emitter saturation voltage	VCE(sat) (Terminal)	VGE =	15 V, Tj=25°C	-	2.10	2.60 a	V	
				Tj=125°C	-	2.50 a	3.00 a		
		VCE(sat) (Chip)	Ic =	15 A, Tj=25°C	-	2.00	2.50 a		
				Tj=125°C	-	2.40 a	2.90 a		
	Input capacitance	Cies	VGE =	0 V, VCE = 10 V f = 1 MHz	-	900	-	pF	
	Turn-on time	ton	Vcc=	300 V	-	0.43	1.2	μs	
		tr	Ic =	15 A	-	0.18	0.6		
		Turn-off time	toff	VGE =	±15 V	-	0.40		1.0
			tf	RG =	270 Ω	-	0.05		0.35
	Reverse recovery time	trr	IF =	15 A	-	-	350	ns	
Reverse current	IRRM	VR =	600 V	-	-	1.00	mA		
Converter	Forward on voltage	VFM	IF =	20 A chip	-	1.1	-	V	
				terminal	-	1.2	1.5		
	Reverse current	IRRM	VR =	800 V	-	-	1.0	mA	
Thermistor	Resistance	R	T = 25°C		4750	5000	5250	W	
			T = 100°C		-	495	-		
	B value	B	T = 25/50°C		3305	3375	3450	K	


This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.

7. Thermal resistance characteristics

Items	Symbols	Conditions	Characteristics			Units
			min.	typ.	Max.	
Thermal resistance (1 device)	Rth(j-c)	Inverter IGBT	-	-	1.65	°C/W
		Inverter FWD	-	-	1.76	
		Brake IGBT	-	-	1.99	
		Brake diode	-	-	2.04	
		Converter Diode	-	-	1.56	
Contact Thermal resistance	Rth(c-f)	with Thermal Compound (*)	-	0.50	-	°C/W

* This is the value which is defined mounting on the additional cooling fin with thermal compound.

8. Indication on module




9. Applicable category

This specification is applied to Power Integrated Module named 7MBR20UF060.

10. Storage and transportation notes

- The module should be stored at a standard temperature of 5 to 35°C and humidity of 45 to 75% .
- Store modules in a place with few temperature changes in order to avoid condensation on the module surface.
- Avoid exposure to corrosive gases and dust.
- Avoid excessive external force on the module.
- Store modules with unprocessed terminals.
- Do not drop or otherwise shock the modules when transporting.

11. Definitions of switching time



12. Packing and Labeling

Display on the packing box

- Logo of production
- Type name
- Lot. No.
- Products quantity in a packing box

Reliability Test Items

Test categories	Test items	Test methods and conditions	Reference norms EIAJ ED-4701 (Aug.-2001 edition)	Number of sample	Acceptance number
Mechanical Tests	1 Terminal Strength (Pull test)	Pull force : 10N Test time : 10±1 sec.	Test Method 401 Method I	5	(0 : 1)
	2 Mounting Strength	Screw torque : 1.3 ~ 1.7 N·m (M4) Test time : 10±1 sec.	Test Method 402 method II	5	(0 : 1)
	3 Vibration	Range of frequency : 0.1 ~ 500Hz Sweeping time : 15 min. Acceleration : 100m/s ² Sweeping direction : Each X,Y,Z axis Test time : 3 hr. (1hr./direction)	Test Method 403 Reference 1 Condition code B	5	(0 : 1)
	4 Shock	Maximum acceleration : 9800m/s ² Pulse width : 0.5msec. Direction : Each X,Y,Z axis Test time : 3 times/direction	Test Method 404 Condition code D	5	(0 : 1)
Environment Tests	1 High Temperature Storage	Storage temp. : 125±5 °C Test duration : 1000hr.	Test Method 201	5	(0 : 1)
	2 Low Temperature Storage	Storage temp. : -40±5 °C Test duration : 1000hr.	Test Method 202	5	(0 : 1)
	3 Temperature Humidity Storage	Storage temp. : 85±2 °C Relative humidity : 85±5% Test duration : 1000hr.	Test Method 103 Test code C	5	(0 : 1)
	4 Temperature Cycle	Test temp. : — Low temp. -40±5 °C — High temp. 125 ±5 °C — RT 5 ~ 35 °C Dwell time : High ~ RT ~ Low ~ RT 1hr. 0.5hr. 1hr. 0.5hr. Number of cycles : 100 cycles	Test Method 105	5	(0 : 1)
	5 Thermal Shock	Test temp. : — High temp. 100 ⁺⁰ ₋₅ °C — Low temp. 0 ⁺⁵ ₋₀ °C Used liquid : Water with ice and boiling water Dipping time : 5 min. par each temp. Transfer time : 10 sec. Number of cycles : 10 cycles	Test Method 307 method I Condition code A	5	(0 : 1)

Reliability Test Items

Test categories	Test items	Test methods and conditions	Reference norms EIAJ ED-4701 (Aug.-2001 edition)	Number of sample	Acceptance number
Endurance Tests	1 High temperature Reverse Bias	Test temp. : $T_a = 125 \pm 5^\circ\text{C}$ ($T_j \leq 150^\circ\text{C}$) Bias Voltage : $V_C = 0.8 \times V_{CES}$ Bias Method : Applied DC voltage to C-E $V_{GE} = 0V$ Test duration : 1000hr.	Test Method 101	5	(0 : 1)
	2 High temperature Bias (for gate)	Test temp. : $T_a = 125 \pm 5^\circ\text{C}$ ($T_j \leq 150^\circ\text{C}$) Bias Voltage : $V_C = V_{GE} = +20V$ or $-20V$ Bias Method : Applied DC voltage to G-E $V_{CE} = 0V$ Test duration : 1000hr.	Test Method 101	5	(0 : 1)
	3 Intermitted Operating Life (Power cycle) (for IGBT)	ON time : 2 sec. OFF time : 18 sec. Test temp. : $\Delta T_j = 100 \pm 5^\circ\text{C}$ $T_j \leq 150^\circ\text{C}$, $T_a = 25 \pm 5^\circ\text{C}$ Number of cycles : 8500 cycles	Test Method 106	5	P<1%

Failure Criteria

Item	Characteristic	Symbol	Failure criteria		Unit	Note
			Lower limit	Upper limit		
Electrical characteristic	Leakage current	ICES	-	USL×2	mA	
		IGES	-	USL×2	μA	
	Gate threshold voltage	VGE(th)	LSL×0.8	USL×1.2	mA	
	Saturation voltage	VCE(sat)	-	USL×1.2	V	
	Forward voltage	VF	-	USL×1.2	V	
	Thermal resistance	IGBT Δ VGE or Δ VCE	-	USL×1.2	mV	
		FWD Δ VF	-	USL×1.2	mV	
	Isolation voltage	Viso	Broken insulation		-	
Visual inspection	Visual inspection	-	The visual sample		-	
	Peeling Plating and the others					

LSL : Lower specified limit.

USL : Upper specified limit.


Note : Each parameter measurement read-outs shall be made after stabilizing the components at room ambient for 2 hours minimum, 24 hours maximum after removal from the tests. And in case of the wetting tests, for example, moisture resistance tests, each component shall be made wipe or dry completely before the measurement.

Reliability Test Results


Test categories	Test items		Reference norms EIAJ ED-4701 (Aug.-2001 edition)	Number of test sample	Number of failure sample
Mechanical Tests	1	Terminal Strength (Pull test)	Test Method 401 Method I	5	0
	2	Mounting Strength	Test Method 402 method II	5	0
	3	Vibration	Test Method 403 Condition code B	5	0
	4	Shock	Test Method 404 Condition code B	5	0
Environment Tests	1	High Temperature Storage	Test Method 201	5	0
	2	Low Temperature Storage	Test Method 202	5	0
	3	Temperature Humidity Storage	Test Method 103 Test code C	5	0
	4	Temperature Cycle	Test Method 105	5	0
	5	Thermal Shock	Test Method 307 method I Condition code A	5	0
Endurance Tests	1	High temperature Reverse Bias	Test Method 101	5	0
	2	High temperature Bias (for gate)	Test Method 101	5	0
	3	Intermitted Operating Life (Power cycling) (for IGBT)	Test Method 106	5	0

This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.


[Inverter]
Collector current vs. Collector-Emitter voltage
 $T_j = 25^\circ\text{C}$ (typ.) / chip




[Inverter]
Collector current vs. Collector-Emitter voltage
 $T_j = 125^\circ\text{C}$ (typ.) / chip




[Inverter]
Collector current vs. Collector-Emitter voltage
 $V_{GE} = 15\text{V}$ (typ.) / chip




[Inverter]
Collector-Emitter voltage vs. Gate-Emitter voltage
 $T_j = 25^\circ\text{C}$ (typ.) / chip









[Inverter]
Capacitance vs. Collector-Emitter voltage (typ.)
 $V_{GE} = 0\text{V}$, $f = 1\text{MHz}$, $T_j = 25^\circ\text{C}$








[Inverter]
Dynamic Gate charge (typ.)
 $V_{CC} = 300\text{V}$, $I_C = 15\text{A}$, $T_j = 25^\circ\text{C}$



This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.




This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.




This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.


[Brake]
Collector current vs. Collector-Emitter voltage
 $T_j = 25^\circ\text{C}$ (typ.) / chip




[Brake]
Collector current vs. Collector-Emitter voltage
 $T_j = 125^\circ\text{C}$ (typ.) / chip




[Brake]
Collector current vs. Collector-Emitter voltage
 $V_{GE} = 15\text{V}$ (typ.) / chip




[Brake]
Collector-Emitter voltage vs. Gate-Emitter voltage
 $T_j = 25^\circ\text{C}$ (typ.) / chip



[Brake]
Capacitance vs. Collector-Emitter voltage (typ.)
 $V_{GE} = 0\text{V}$, $f = 1\text{MHz}$, $T_j = 25^\circ\text{C}$



[Inverter]
Dynamic Gate charge (typ.)
 $V_{CC} = 300\text{V}$, $I_C = 8\text{A}$, $T_j = 25^\circ\text{C}$



This material and the information herein is the property of Fuji Electric Device Technology Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party nor used for the manufacturing purposes without the express written consent of Fuji Electric Device Technology Co., Ltd.

Warnings

- This product shall be used within its absolute maximum rating (voltage, current, and temperature). This product may be broken in case of using beyond the ratings.
製品の絶対最大定格(電圧、電流、温度等)の範囲内で御使用下さい。絶対最大定格を超えて使用すると、素子が破壊する場合があります。
- Connect adequate fuse or protector of circuit between three-phase line and this product to prevent the equipment from causing secondary destruction, such as fire, its spreading, or explosion.
万一の不慮の事故で素子が破壊した場合を考慮し、商用電源と本製品の間に適切な容量のヒューズ又はブレーカーを必ず付けて火災、爆発、延焼等の2次破壊を防いでください。
- Use this product after realizing enough working on environment and considering of product's reliability life.
This product may be broken before target life of the system in case of using beyond the product's reliability life.
製品の使用環境を十分に把握し、製品の信頼性寿命が満足できるか検討の上、本製品を適用して下さい。製品の信頼性寿命を超えて使用した場合、装置の目標寿命より前に素子が破壊する場合があります。
- When electric power is connected to equipments, rush current will be flown through rectifying diode to charge DC capacitor. Guaranteed value of the rush current is specified as I^2t (non-repetitive), however frequent rush current through the diode might make it's power cycle destruction occur because of the repetitive power.
In application which has such frequent rush current, well consideration to product life time (i.e. suppressing the rush current) is necessary.
電源投入時に整流用ダイオードには、コンデンサーを充電する為の突入電流が流れます。この突入電流に対する保証値は I^2t (非繰返し)として表記されていますが、この突入電流が頻繁に流れると I^2t 破壊とは別に整流用ダイオードの繰返し負荷によるパワーサイクル耐量破壊を起こす可能性があります。突入電流が頻繁に流れるようなアプリケーションでは、突入電流値を抑えるなど、製品寿命に十分留意してご使用下さい。
- If the product had been used in the environment with acid, organic matter, and corrosive gas (hydrogen sulfide, sulfurous acid gas), the product's performance and appearance can not be ensured easily.
酸・有機物・腐食性ガス(硫化水素、亜硫酸ガス等)を含む環境下で使用された場合、製品機能・外観等の保証はできません。
- Power cycle capability is classified to delta-Tj mode and delta-Tc mode. Delta-Tc mode is due to rise and down of case temperature (Tc), and depends on cooling design of equipment which use this product.
In application which has such frequent rise and down of Tc, well consideration of product life time is necessary.
パワーサイクル耐量には ΔTj による場合の他に、 ΔTc による場合があります。これはケース温度(Tc)の上昇下降による熱ストレスであり、本製品をご使用する際の放熱設計に依存します。ケース温度の上昇下降が頻繁に起こる場合は、製品寿命に十分留意してご使用下さい。
- a - Please refer to mounting instructions (Technical Rep. No. : MT5F14628a) when you mount this product.
本製品の実装にあたってはMounting Instructions (技術資料No. MT5F14628a)を参照してください。
- Never add mechanical stress to deform the main or control terminal. The deformed terminal may cause poor contact problem.
主端子及び制御端子に応力を与えて変形させないで下さい。端子の変形により、接触不良などを引き起こす場合があります。
- Use this product with keeping the cooling fin's flatness between screw holes within 50um at 100mm and the roughness within 10um. Also keep the tightening torque within the limits of this specification. Too large convex of cooling fin may cause isolation breakdown and this may lead to a critical accident. On the other hand, too large concave of cooling fin makes gap between this product and the fin bigger, then, thermal conductivity will be worse and over heat destruction may occur.
冷却フィンにはネジ取り付け位置間で平坦度を100mmで50um以下、表面の粗さは10um以下にして下さい。過大な凸反りがあったりすると本製品が絶縁破壊を起こし、重大事故に発展する場合があります。また、過大な凹反りやゆがみ等があると、本製品と冷却フィンの上に空隙が生じて放熱が悪くなり、熱破壊に繋がる場合があります。
- In case of mounting this product on cooling fin, use thermal compound to secure thermal conductivity. If the thermal compound amount was not enough or its applying method was not suitable, its spreading will not be enough, then, thermal conductivity will be worse and thermal run away destruction may occur.
Confirm spreading state of the thermal compound when its applying to this product.
(Spreading state of the thermal compound can be confirmed by removing this product after mounting.)
素子を冷却フィンに取り付ける際には、熱伝導を確保するためのコンパウンド等をご使用ください。又、塗布量が不足したり、塗布方法が不適だったりと、コンパウンドが十分に素子全体に広がらず、放熱悪化による熱破壊に繋がる事があります。コンパウンドを塗布する際には、製品全面にコンパウンドが広がっている事を確認してください。
(実装した後に素子を取りはずすとコンパウンドの広がり具合を確認する事が出来ます。)
- It shall be confirmed that IGBT's operating locus of the turn-off voltage and current are within the RBSOA specification. This product may be broken if the locus is out of the RBSOA.
ターンオフ電圧・電流の動作軌跡がRBSOA仕様内にあることを確認して下さい。RBSOAの範囲を超えて使用すると素子が破壊する可能性があります。

- If excessive static electricity is applied to the control terminals, the devices may be broken. Implement some countermeasures against static electricity.
制御端子に過大な静電気が印加された場合、素子が破壊する場合があります。取り扱い時は静電気対策を実施して下さい。
- Never add the excessive mechanical stress to the main or control terminals when the product is applied to equipments. The module structure may be broken.
素子を装置に実装する際に、主端子や制御端子に過大な応力を与えないで下さい。端子構造が破壊する可能性があります。
- In case of insufficient -VGE, erroneous turn-on of IGBT may occur. -VGE shall be set enough value to prevent this malfunction. (Recommended value : -VGE = -15V)
逆バイアスゲート電圧-VGEが不足しますと誤点弧を起こす可能性があります。誤点弧を起こさない為に-VGEは十分な値で設定して下さい。(推奨値 : -VGE = -15V)
- In case of higher turn-on dv/dt of IGBT, erroneous turn-on of opposite arm IGBT may occur. Use this product in the most suitable drive conditions, such as +VGE, -VGE, RG to prevent the malfunction.
ターンオン dv/dt が高いと対抗アームのIGBTが誤点弧を起こす可能性があります。誤点弧を起こさない為の最適なドライブ条件(+VGE, -VGE, RG等)でご使用下さい。
- This product may be broken by avalanche in case of VCE beyond maximum rating VCES is applied between C-E terminals. Use this product within its absolute maximum voltage.
VCESを超えた電圧が印加された場合、アバランシェを起こして素子破壊する場合があります。VCEは必ず絶対定格の範囲内でご使用下さい。
- Control the surge voltage by adding a protection circuit (=snubber circuit) to the IGBT. Use a film capacitor in the snubber circuit, and then set it near the IGBT in order to bypass high frequency surge currents. IGBTに保護回路(=スナバ回路)を付けてサージ電圧を吸収させてください。スナバ回路のコンデンサにはフィルムコンデンサを用い、IGBTの近くに配置して高周波サージ電圧を吸収する手段を講じてください。

Cautions

- Fuji Electric Device Technology is constantly making every endeavor to improve the product quality and reliability. However, semiconductor products may rarely happen to fail or malfunction. To prevent accidents causing injury or death, damage to property like by fire, and other social damage resulted from a failure or malfunction of the Fuji Electric Device Technology semiconductor products, take some measures to keep safety such as redundant design, spread-fire-preventive design, and malfunction-protective design.
富士電機デバイステクノロジーは絶えず製品の品質と信頼性の向上に努めています。しかし、半導体製品は故障が発生したり、誤動作する場合があります。富士電機デバイステクノロジー製半導体製品の故障または誤動作が、結果として人身事故・火災等による財産に対する損害や社会的な損害を起こさないように冗長設計・延焼防止設計・誤動作防止設計など安全確保のための手段を講じて下さい。
- The application examples described in this specification only explain typical ones that used the Fuji Electric Device Technology products. This specification never ensure to enforce the industrial property and other rights, nor license the enforcement rights.
本仕様書に記載してある応用例は、富士電機デバイステクノロジー製品を使用した代表的な応用例を説明するものであり、本仕様書によって工業所有権、その他権利の実施に対する保障または実施権の許諾を行うものではありません。
- The product described in this specification is not designed nor made for being applied to the equipment or systems used under life-threatening situations. When you consider applying the product of this specification to particular used, such as vehicle-mounted units, shipboard equipment, aerospace equipment, medical devices, atomic control systems and submarine relaying equipment or systems, please apply after confirmation of this product to be satisfied about system construction and required reliability.
本仕様書に記載された製品は、人命にかかわるような状況下で使用される機器あるいはシステムに用いられることを目的として設計・製造されたものではありません。本仕様書の製品を車両機器、船舶、航空宇宙、医療機器、原子力制御、海底中継機器あるいはシステムなど、特殊用途へのご利用をご検討の際は、システム構成及び要求品質に満足することをご確認の上、ご利用下さい。

If there is any unclear matter in this specification, please contact Fuji Electric Device Technology Co.,Ltd.