

CoolMOS™ Power Transistor

Features

- Lowest figure of merit $R_{ON} \times Q_g$
- Ultra low gate charge
- Extreme dv/dt rated
- High peak current capability
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target applications

Product Summary



$V_{DS} @ T_{jmax}$	550	V
$R_{DS(on),max}$	0.199	Ω
$Q_{g,typ}$	34	nC

CoolMOS CP is designed for:

- Hard & soft switching SMPS topologies
- CCM PFC for ATX, Notebook adapter, PDP and LCD TV
- PWM for ATX, Notebook adapter, PDP and LCD TV

Type	Package	Marking
IPB50R199CP	PG-TO263	5R199P

PG-TO263



Maximum ratings, at $T_j=25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I_D	$T_C=25\text{ °C}$	17	A
		$T_C=100\text{ °C}$	11	
Pulsed drain current ²⁾	$I_{D,pulse}$	$T_C=25\text{ °C}$	40	
Avalanche energy, single pulse	E_{AS}	$I_D=6.6\text{ A}$, $V_{DD}=50\text{ V}$	436	mJ
Avalanche energy, repetitive $t_{AR}^{2),3)}$	E_{AR}	$I_D=6.6\text{ A}$, $V_{DD}=50\text{ V}$	0.66	
Avalanche current, repetitive $t_{AR}^{2),3)}$	I_{AR}		6.6	A
MOSFET dv/dt ruggedness	dv/dt	$V_{DS}=0\ldots400\text{ V}$	50	V/ns
Gate source voltage	V_{GS}	static	± 20	V
		AC ($f>1\text{ Hz}$)	± 30	
Power dissipation	P_{tot}	$T_C=25\text{ °C}$	139	W
Operating and storage temperature	T_j, T_{stg}		-55 ... 150	°C

Maximum ratings, at $T_j=25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous diode forward current	I_S	$T_C=25\text{ °C}$	9.9	A
Diode pulse current ²⁾	$I_{S,pulse}$		40	
Reverse diode dv/dt ⁴⁾	dv/dt		15	V/ns

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

Thermal characteristics

Thermal resistance, junction - case	R_{thJC}		-	-	0.9	K/W
Thermal resistance, junction - ambient	R_{thJA}	SMD version, device on PCB, minimal footprint	-	-	62	
		SMD version, device on PCB, 6 cm ² cooling area ⁵⁾	-	35	-	
Soldering temperature, wave & reflow soldering allowed	T_{solder}	reflow MSL1	-	-	260	°C

Electrical characteristics, at $T_j=25\text{ °C}$, unless otherwise specified
Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{ V}$, $I_D=250\text{ }\mu\text{A}$	500	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=0.66\text{ mA}$	2.5	3	3.5	
Zero gate voltage drain current	I_{DSS}	$V_{DS}=500\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=25\text{ °C}$	-	-	1	μA
		$V_{DS}=500\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=150\text{ °C}$	-	10	-	
Gate-source leakage current	I_{GSS}	$V_{GS}=20\text{ V}$, $V_{DS}=0\text{ V}$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{ V}$, $I_D=9.9\text{ A}$, $T_j=25\text{ °C}$	-	0.18	0.199	Ω
		$V_{GS}=10\text{ V}$, $I_D=9.9\text{ A}$, $T_j=150\text{ °C}$	-	0.45	-	
Gate resistance	R_G	$f=1\text{ MHz}$, open drain	-	2.2	-	Ω

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

Dynamic characteristics

Input capacitance	C_{iss}	$V_{GS}=0\text{ V}, V_{DS}=100\text{ V},$ $f=1\text{ MHz}$	-	1800	-	pF
Output capacitance	C_{oss}		-	80	-	
Effective output capacitance, energy related ⁶⁾	$C_{o(er)}$	$V_{GS}=0\text{ V}, V_{DS}=0\text{ V}$ to 400 V	-	75	-	
Effective output capacitance, time related ⁷⁾	$C_{o(tr)}$		-	160	-	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=400\text{ V},$ $V_{GS}=10\text{ V}, I_D=9.9\text{ A},$ $R_G=16.4\ \Omega$	-	35	-	ns
Rise time	t_r		-	14	-	
Turn-off delay time	$t_{d(off)}$		-	80	-	
Fall time	t_f		-	10	-	

Gate Charge Characteristics

Gate to source charge	Q_{gs}	$V_{DD}=400\text{ V}, I_D=9.9\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$	-	8	-	nC
Gate to drain charge	Q_{gd}		-	11	-	
Gate charge total	Q_g		-	34	45	
Gate plateau voltage	$V_{plateau}$		-	5.2	-	V

Reverse Diode

Diode forward voltage	V_{SD}	$V_{GS}=0\text{ V}, I_F=9.9\text{ A},$ $T_j=25\text{ }^\circ\text{C}$	-	0.9	1.2	V
Reverse recovery time	t_{rr}	$V_R=400\text{ V}, I_F=I_S,$ $di_F/dt=100\text{ A}/\mu\text{s}$	-	340	-	ns
Reverse recovery charge	Q_{rr}		-	4	-	μC
Peak reverse recovery current	I_{rrm}		-	24	-	A

¹⁾ J-STD20 and JESD22

²⁾ Pulse width t_p limited by $T_{j,max}$

³⁾ Repetitive avalanche causes additional power losses that can be calculated as $P_{AV}=E_{AR} \cdot f$.

⁴⁾ $I_{SD} \leq I_D, di/dt \leq 200\text{ A}/\mu\text{s}, V_{DClink}=400\text{ V}, V_{peak} < V_{(BR)DSS}, T_j < T_{j,max}$, identical low and high side switch


⁵⁾ Device on 40mm*40mm*1.5 epoxy PCB FR4 with 6cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical without blown air

⁶⁾ $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⁷⁾ $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

1 Power dissipation


$$P_{\text{tot}} = f(T_C)$$



2 Safe operating area

$$I_D = f(V_{DS}); T_C = 25^\circ\text{C}; D = 0$$


parameter: t_p



3 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_p)$$


parameter: $D = t_p / T$



4 Typ. output characteristics

$$I_D = f(V_{DS}); T_J = 25^\circ\text{C}$$


parameter: V_{GS}



5 Typ. output characteristics

$$I_D = f(V_{DS}); T_j = 150^\circ\text{C}$$


parameter: V_{GS}



6 Typ. drain-source on-state resistance


$$R_{DS(on)} = f(I_D); T_j = 150^\circ\text{C}$$

parameter: V_{GS}



7 Drain-source on-state resistance


$$R_{DS(on)} = f(T_j); I_D = 9.9\text{ A}; V_{GS} = 10\text{ V}$$



8 Typ. transfer characteristics

$$I_D = f(V_{GS}); |V_{DS}| > 2|I_D|/R_{DS(on)\text{max}}$$


parameter: T_j



9 Typ. gate charge

$$V_{GS}=f(Q_{gate}); I_D=9.9 \text{ A pulsed}$$


parameter: V_{DD}



10 Forward characteristics of reverse diode


$$I_F=f(V_{SD})$$

parameter: T_j




11 Avalanche energy

$$E_{AS}=f(T_j); I_D=6.6 \text{ A}; V_{DD}=50 \text{ V}$$




12 Drain-source breakdown voltage


$$V_{BR(DSS)}=f(T_j); I_D=0.25 \text{ mA}$$




13 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$




14 Typ. Coss stored energy

 $E_{oss} = f(V_{DS})$



Definition of diode switching characteristics



PG-TO263-3-2: Outlines



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.300	4.572	0.169	0.180
A1	0.000	0.254	0.000	0.010
b	0.650	0.850	0.026	0.033
b2	0.950	1.321	0.037	0.052
c	0.330	0.650	0.013	0.026
c2	0.170	1.400	0.046	0.055
D	8.509	9.450	0.335	0.372
D1	7.100	-	0.280	-
E	9.800	10.312	0.386	0.406
E1	6.500	-	0.256	-
e	2.540		0.100	
e1	5.080		0.200	
N	2		2	
H	14.605	15.875	0.575	0.625
L	2.200	3.000	0.087	0.118
L1	-	1.600	-	0.063
L2	1.000	1.778	0.039	0.070
F1	16.050	16.250	0.632	0.640
F2	9.300	9.500	0.366	0.374
F3	4.500	4.700	0.177	0.185
F4	10.700	10.900	0.421	0.429
F5	3.630	3.830	0.143	0.151
F6	1.100	1.300	0.043	0.051

REFERENCE JEDEC TO263
SCALE 0 5 5 7.5mm
EUROPEAN PROJECTION 
ISSUE DATE 12-02-2006
FILE TO263_2

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2007 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office
www.infineon.com

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.