

# Power MOS Field-Effect Transistors

## N-Channel Enhancement-Mode Power Field-Effect Transistors


2.5A and 3.0A, 350V-400V

$r_{DS(on)} = 1.8 \Omega$  and  $2.5 \Omega$

### Features:


- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

### N-CHANNEL ENHANCEMENT MODE



### TERMINAL DIAGRAM

### TERMINAL DESIGNATION



JEDEC TO-204AA

The IRF320, IRF321, IRF322 and IRF323 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AA steel package.

### Absolute Maximum Ratings

Parameter	IRF320	IRF321	IRF322	IRF323	Units
$V_{DS}$ Drain - Source Voltage ①	400	350	400	350	V
$V_{DGR}$ Drain - Gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) ①	400	350	400	350	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	3.0	3.0	2.5	2.5	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	2.0	2.0	1.5	1.5	A
$I_{DM}$ Pulsed Drain Current ③	12	12	10	10	A
$V_{GS}$ Gate - Source Voltage			± 20		V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	40	(See Fig. 14)			W
Linear Derating Factor	0.32	(See Fig. 14)			W/ $^\circ\text{C}$
$I_{LM}$ Inductive Current, Clamped	12	12	10	10	A
$T_J$ Operating Junction and Storage Temperature Range		-55 to 150			$^\circ\text{C}$
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

## IRF320, IRF321, IRF322, IRF323

Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)


Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
$V_{BDSS}$ Drain - Source Breakdown Voltage	IRF320 IRF322	400	—	—	V	$V_{GS} = 0\text{V}$	
	IRF321 IRF323	350	—	—	V	$I_D = 250\mu\text{A}$	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	
$I_{GSS}$ Gate-Source Leakage Forward	ALL	—	—	100	nA	$V_{GS} = 20\text{V}$	
$I_{GSS}$ Gate-Source Leakage Reverse	ALL	—	—	-100	nA	$V_{GS} = -20\text{V}$	
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	—	—	250	$\mu\text{A}$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0\text{V}$	
$I_{D(on)}$ On-State Drain Current ②	IRF320 IRF321	3.0	—	—	A	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = 125^\circ\text{C}$	
	IRF322 IRF323	2.5	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, V_{GS} = 10\text{V}$	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	IRF320 IRF321	—	1.5	1.8	$\Omega$	$V_{GS} = 10\text{V}, I_D = 1.5\text{A}$	
	IRF322 IRF323	—	1.8	2.5	$\Omega$		
$g_{fs}$ Forward Transconductance ②	ALL	1.0	2.0	—	S (W)	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, I_D = 1.5\text{A}$	
$C_{iss}$ Input Capacitance	ALL	—	450	—	$\text{pF}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{ MHz}$	
$C_{oss}$ Output Capacitance	ALL	—	100	—	$\text{pF}$	See Fig. 10	
$C_{rss}$ Reverse Transfer Capacitance	ALL	—	20	—	$\text{pF}$		
$t_{d(on)}$ Turn-On Delay Time	ALL	—	20	40	ns	$V_{DD} = 0.5\text{V} V_{DSS}, I_D = 1.5\text{A}, Z_0 = 50\Omega$	
$t_r$ Rise Time	ALL	—	25	50	ns	See Fig. 17	
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	50	100	ns	(MOSFET switching times are essentially independent of operating temperature.)	
$t_f$ Fall Time	ALL	—	25	50	ns		
$Q_g$ Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	12	15	nC	$V_{GS} = 10\text{V}, I_D = 4.0\text{A}, V_{DS} = 0.8\text{ Max. Rating}$ . See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
$Q_{gs}$ Gate-Source Charge	ALL	—	6.0	9.0	nC		
$Q_{gd}$ Gate-Drain ('Miller') Charge	ALL	—	6.0	9.0	nC		
$L_D$ Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 
$L_S$ Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

3

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	—	—	3.12	$^\circ\text{C}/\text{W}$	
$R_{thCS}$ Case-to-Sink	ALL	—	0.1	—	$^\circ\text{C}/\text{W}$	Mounting surface flat, smooth, and greased.
$R_{thJA}$ Junction-to-Ambient	ALL	—	—	30	$^\circ\text{C}/\text{W}$	Free Air Operation

## Source-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	IRF320 IRF321	—	—	3.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF322 IRF323	—	—	2.5	A	
$I_{SM}$ Pulse Source Current (Body Diode) ③	IRF320 IRF321	—	—	12	A	
	IRF322 IRF323	—	—	10	A	
$V_{SD}$ Diode Forward Voltage ②	IRF320 IRF321	—	—	1.6	V	$T_C = 25^\circ\text{C}, I_S = 3.0\text{A}, V_{GS} = 0\text{V}$
	IRF322 IRF323	—	—	1.5	V	$T_C = 25^\circ\text{C}, I_S = 2.5\text{A}, V_{GS} = 0\text{V}$
$t_{rr}$ Reverse Recovery Time	ALL	—	450	—	ns	$T_J = 150^\circ\text{C}, I_F = 3.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	—	3.1	—	nC	$T_J = 150^\circ\text{C}, I_F = 3.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ . ② Pulse Test: Pulse width  $< 300\mu\text{s}$ , Duty Cycle  $< 2\%$ .

③ Repetitive Rating: Pulse width limited

by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

## IRF320, IRF321, IRF322, IRF323




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

## IRF320, IRF321, IRF322, IRF323




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

## IRF320, IRF321, IRF322, IRF323




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature




Fig. 14 – Power Vs. Temperature Derating Curve




Fig. 15 – Clamped Inductive Test Circuit



Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit