

# IRLMS5703


HEXFET® Power MOSFET

- Generation V Technology
- Micro6 Package Style
- Ultra Low  $R_{DS(on)}$
- P-Channel MOSFET

## Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The Micro6 package with its customized leadframe produces a HEXFET power MOSFET with  $R_{DS(on)}$  60% less than a similar size SOT-23. This package is ideal for applications where printed circuit board space is at a premium. It's unique thermal design and  $R_{DS(on)}$  reduction enables a current-handling increase of nearly 300% compared to the SOT-23.



$$V_{DSS} = -30V$$

$$R_{DS(on)} = 0.20\Omega$$



## Absolute Maximum Ratings

|                                  | Parameter                                 | Max.         | Units |
|----------------------------------|-------------------------------------------|--------------|-------|
| $I_D$ @ $T_A = 25^\circ\text{C}$ | Continuous Drain Current, $V_{GS}$ @ -10V | -2.3         | A     |
| $I_D$ @ $T_A = 70^\circ\text{C}$ | Continuous Drain Current, $V_{GS}$ @ -10V | -1.9         |       |
| $I_{DM}$                         | Pulsed Drain Current ①                    | -13          |       |
| $P_D$ @ $T_A = 25^\circ\text{C}$ | Power Dissipation                         | 1.7          | W     |
|                                  | Linear Derating Factor                    | 13           | mW/°C |
| $V_{GS}$                         | Gate-to-Source Voltage                    | ± 20         | V     |
| $dv/dt$                          | Peak Diode Recovery $dv/dt$ ②             | 5.0          | V/ns  |
| $T_J, T_{STG}$                   | Junction and Storage Temperature Range    | -55 to + 150 | °C    |

## Thermal Resistance Ratings

|                 | Parameter                     | Min. | Typ. | Max | Units |
|-----------------|-------------------------------|------|------|-----|-------|
| $R_{\theta JA}$ | Maximum Junction-to-Ambient ④ | —    | —    | 75  | °C/W  |

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

|                                 | Parameter                            | Min. | Typ. | Max. | Units               | Conditions                                                  |
|---------------------------------|--------------------------------------|------|------|------|---------------------|-------------------------------------------------------------|
| $V_{(BR)DSS}$                   | Drain-to-Source Breakdown Voltage    | -30  | —    | —    | V                   | $V_{GS} = 0V$ , $I_D = -250\mu A$                           |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient  | —    | 0.01 | —    | V/ $^\circ\text{C}$ | Reference to $25^\circ\text{C}$ , $I_D = -1mA$              |
| $R_{DS(on)}$                    | Static Drain-to-Source On-Resistance | —    | —    | 0.20 | $\Omega$            | $V_{GS} = -10V$ , $I_D = -1.6A$ ④                           |
|                                 |                                      | —    | —    | 0.40 |                     | $V_{GS} = -4.5V$ , $I_D = -0.80A$ ④                         |
| $V_{GS(th)}$                    | Gate Threshold Voltage               | -1.0 | —    | —    | V                   | $V_{DS} = V_{GS}$ , $I_D = -250\mu A$                       |
| $g_{fs}$                        | Forward Transconductance             | 1.1  | —    | —    | S                   | $V_{DS} = -10V$ , $I_D = -0.80A$                            |
| $I_{DSS}$                       | Drain-to-Source Leakage Current      | —    | —    | -1.0 | $\mu A$             | $V_{DS} = -24V$ , $V_{GS} = 0V$                             |
|                                 |                                      | —    | —    | -25  |                     | $V_{DS} = -24V$ , $V_{GS} = 0V$ , $T_J = 125^\circ\text{C}$ |
| $I_{GSS}$                       | Gate-to-Source Forward Leakage       | —    | —    | 100  | nA                  | $V_{GS} = -20V$                                             |
|                                 | Gate-to-Source Reverse Leakage       | —    | —    | -100 |                     | $V_{GS} = 20V$                                              |
| $Q_g$                           | Total Gate Charge                    | —    | 7.2  | 11   | nC                  | $I_D = -1.6A$                                               |
| $Q_{gs}$                        | Gate-to-Source Charge                | —    | 1.4  | 2.1  |                     | $V_{DS} = -24V$                                             |
| $Q_{gd}$                        | Gate-to-Drain ("Miller") Charge      | —    | 2.3  | 3.4  |                     | $V_{GS} = -10V$ , See Fig. 6 and 9 ④                        |
| $t_{d(on)}$                     | Turn-On Delay Time                   | —    | 10   | —    | ns                  | $V_{DD} = -15V$                                             |
| $t_r$                           | Rise Time                            | —    | 12   | —    |                     | $I_D = -1.6A$                                               |
| $t_{d(off)}$                    | Turn-Off Delay Time                  | —    | 20   | —    |                     | $R_G = 6.2\Omega$                                           |
| $t_f$                           | Fall Time                            | —    | 8.4  | —    |                     | $R_D = 9.2\Omega$ , See Fig. 10 ④                           |
| $C_{iss}$                       | Input Capacitance                    | —    | 170  | —    | pF                  | $V_{GS} = 0V$                                               |
| $C_{oss}$                       | Output Capacitance                   | —    | 89   | —    |                     | $V_{DS} = -25V$                                             |
| $C_{rss}$                       | Reverse Transfer Capacitance         | —    | 44   | —    |                     | $f = 1.0MHz$ , See Fig. 5                                   |

**Source-Drain Ratings and Characteristics**

|          | Parameter                                 | Min. | Typ. | Max. | Units | Conditions                                                              |
|----------|-------------------------------------------|------|------|------|-------|-------------------------------------------------------------------------|
| $I_S$    | Continuous Source Current<br>(Body Diode) | —    | —    | -1.7 | A     | MOSFET symbol<br>showing the<br>integral reverse<br>p-n junction diode. |
| $I_{SM}$ | Pulsed Source Current<br>(Body Diode) ①   | —    | —    | -13  |       |                                                                         |
| $V_{SD}$ | Diode Forward Voltage                     | —    | —    | -1.2 | V     | $T_J = 25^\circ\text{C}$ , $I_S = -1.6A$ , $V_{GS} = 0V$ ③              |
| $t_{rr}$ | Reverse Recovery Time                     | —    | 29   | 44   | ns    | $T_J = 25^\circ\text{C}$ , $I_F = -1.6A$                                |
| $Q_{rr}$ | Reverse Recovery Charge                   | —    | 27   | 41   | nC    | $di/dt = -100A/\mu s$ ③                                                 |


**Notes:**


① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )

③ Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ .


②  $I_{SD} \leq -1.6A$ ,  $di/dt \leq -140A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  
 $T_J \leq 150^\circ\text{C}$

④ Surface mounted on FR-4 board,  $t \leq 5sec$ .







**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics



**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage







Fig 8. Maximum Safe Operating Area




**Fig 9a.** Basic Gate Charge Waveform




**Fig 10a.** Switching Time Test Circuit



**Fig 9b.** Gate Charge Test Circuit



**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

The diagram shows a common-emitter amplifier circuit. The input is a square wave pulse labeled  $V_{GS}^*$  connected to the base of the D.U.T. (Device Under Test) through a resistor  $R_G$ . The D.U.T. is represented by a circle with a transistor symbol inside. The emitter is connected to ground through a resistor  $R_E$ . The collector is connected to a supply voltage  $V_{DD}^*$  through a resistor  $R_C$ . A current transformer is connected in series with the collector resistor  $R_C$  to sense the collector current. The secondary winding of the transformer is connected to a load resistor  $R_L$  and ground. The primary winding is connected to the collector and ground. The transformer is labeled with a circled 2. The output voltage is taken across  $R_L$  and is labeled with a circled 4. The circuit is labeled with a circled 1 at the input, a circled 3 at the collector, and a circled 4 at the output. The text "D.U.T." is written above the transistor symbol. The text "Circuit Layout Considerations" is written to the right of the circuit, listing:

- Low Stray Inductance
- Ground Plane
- Low Leakage Inductance

The text "Current Transformer" is written below the list. The text "dv/dt controlled by  $R_G$ " is written below the list. The text " $I_{SD}$  controlled by Duty Factor 'D'" is written below the list. The text "D.U.T. - Device Under Test" is written below the list. The text "D.U.T." is written above the transistor symbol. The text "Circuit Layout Considerations" is written to the right of the circuit. The text "Current Transformer" is written below the list. The text "dv/dt controlled by  $R_G$ " is written below the list. The text " $I_{SD}$  controlled by Duty Factor 'D'" is written below the list. The text "D.U.T. - Device Under Test" is written below the list.

① Driver Gate Drive

P.W. Period

$D = \frac{P.W.}{Period}$

$[V_{GS}=10V]$  \*\*\*

② D.U.T.  $I_{SD}$  Waveform

Reverse Recovery Current

Body Diode Forward Current

$di/dt$

③ D.U.T.  $V_{DS}$  Waveform

Diode Recovery  $dv/dt$

$[V_{DD}]$

Forward Drop

Re-Applied Voltage

④ Inductor Current


Ripple  $\leq 5\%$

$[I_{SD}]$

**Fig 13. For P-Channel HEXFETS**


## Package Outline

### Micro6 Outline




## Part Marking Information

### Micro6



## Tape & Reel Information

### Micro6



International  
**IOR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

**IR FAR EAST:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/> Data and specifications subject to change without notice.

8/97