IXYS

Advanced Technical Information

PolarHT™ Power MOSFET

IXTK 88N30P
IXTQ 88N30P

V_{DSS} = 300 V
I_{D25} = 88 A
$R_{DS(on)}$ = 40 mΩ

N-Channel Enhancement Mode



Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	T_J = 25°C to 150°C	300	V
V_{DGR}	T_J = 25°C to 150°C; R_{GS} = 1 MΩ	300	V
V_{GSM}		±20	V
I_{D25}	T_C = 25°C	88	A
$I_{D(RMS)}$	External lead current limit	75	A
I_{DM}	T_C = 25°C, pulse width limited by T_{JM}	220	A
I_{AR}	T_C = 25°C	60	A
E_{AR}	T_C = 25°C	60	mJ
E_{AS}	T_C = 25°C	2.0	J
dv/dt	$I_S \le I_{DM}$, di/dt ≤ 100 A/μs, $V_{DD} \le V_{DSS}$, $T_J \le 150°C$, R_G = 4 Ω	10	V/ns
P_D	T_C = 25°C	600	W
T_J		-55 ... +150	°C
T_{JM}		150	°C
T_{stg}		-55 ... +150	°C
T_L	1.6 mm (0.062 in.) from case for 10 s	300	°C
M_d	Mounting torque	1.13/10	Nm/lb.in.
Weight	TO-264	10	g
	TO-268	5	g

Symbol	Test Conditions (T_J = 25°C, unless otherwise specified)	Characteristic Values Min.	Typ.	Max.	
V_{DSS}	V_{GS} = 0 V, I_D = 250 μA	300			V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 250μA	2.5		5.0	V
I_{GSS}	V_{GS} = ±20 V_{DC}, V_{DS} = 0			±100	nA
I_{DSS}	$V_{DS} = V_{DSS}$, V_{GS} = 0 V			25	μA
	T_J = 125°C			250	μA
$R_{DS(on)}$	V_{GS} = 10 V, $I_D = 0.5\ I_{D25}$, Pulse test, t ≤ 300 μs, duty cycle d ≤ 2 %			40	mΩ

TO-3P (IXTQ)



TO-264(SP) (IXTK)



G = Gate D = Drain
S = Source TAB = Drain

Features

- International standard packages
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
  - easy to drive and to protect

Advantages

- Easy to mount
- Space savings
- High power density

PolarHT™ DMOS transistors utilize proprietary designs and process. US patent is pending.

Symbol	Test Conditions	Characteristic Values (T_J = 25°C, unless otherwise specified) Min.	Typ.	Max.	
g_{fs}	V_{DS}= 10 V; I_D = 0.5 I_{D25}, pulse test	45	60		S
C_{iss}	V_{GS} = 0 V, V_{DS} = 25 V, f = 1 MHz		6300		pF
C_{oss}			950		pF
C_{rss}			190		pF
$t_{d(on)}$	V_{GS} = 10 V, V_{DS} = 0.5 V_{DSS}, I_D = 60 A R_G = 3.3 Ω (External)		25		ns
t_r			24		ns
$t_{d(off)}$			96		ns
t_f			25		ns
$Q_{g(on)}$	V_{GS}= 10 V, V_{DS} = 0.5 V_{DSS}, I_D = 0.5 I_{D25}		180		nC
Q_{gs}			44		nC
Q_{gd}			90		nC
R_{thJC}				0.21	K/W
R_{thCK}	(TO-3P)		0.21		K/W
	(TO-264)		0.15		K/W

Source-Drain Diode

Symbol	Test Conditions	Characteristic Values (T_J = 25°C, unless otherwise specified) Min.	typ.	Max.	
I_S	V_{GS} = 0 V			88	A
I_{SM}	Repetitive			220	A
V_{SD}	I_F = I_S, V_{GS} = 0 V, Pulse test, t ≤ 300 µs, duty cycle d ≤ 2 %			1.5	V
t_{rr}	I_F = 25 A -di/dt = 100 A/µs		250		ns
Q_{RM}	V_R = 100 V		3.3		µC

TO-3P (IXTQ) Outline



1 – GATE
2 – DRAIN (COLLECTOR)
3 – SOURCE (EMITTER)
4 – DRAIN (COLLECTOR)

SYM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	.185	.193	4.70	4.90
A1	.051	.059	1.30	1.50
A2	.057	.065	1.45	1.65
b	.035	.045	0.90	1.15
b2	.075	.087	1.90	2.20
b4	.114	.126	2.90	3.20
c	.022	.031	0.55	0.80
D	.780	.791	19.80	20.10
D1	.665	.677	16.90	17.20
E	.610	.622	15.50	15.80
E1	.531	.539	13.50	13.70
e	.215 BSC		5.45 BSC	
L	.779	.795	19.80	20.20
L1	.134	.142	3.40	3.60
øP	.126	.134	3.20	3.40
øP1	.272	.280	6.90	7.10
S	.193	.201	4.90	5.10

All metal area are tin plated.

TO-264(SP) Outline (IXFK)



SYM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	.185	.209	4.70	5.30
A1	.102	.118	2.60	3.00
b	.035	.049	0.90	1.25
b1	.091	.106	2.30	2.70
b2	.110	.126	2.80	3.20
c	.020	.033	0.50	0.85
D	1.012	1.035	25.70	26.30
E	.776	.799	19.70	20.30
e	.215BSC		5.46 BSC	
L	.768	.807	19.50	20.50
L1	.091	.106	2.30	2.70
øP	.122	.138	3.10	3.50
Q	.228	.244	5.80	6.20
Q1	.346	.362	8.80	9.20
øR	.150	.165	3.80	4.20
øR1	.071	.087	1.80	2.20
S	.228	.244	5.80	6.20

1 – GATE
2, 4 – DRAIN (COLLECTOR)
3 – SOURCE (EMITTER)

NOTE: Leads and back heatsink are solder plated.

Fig. 1. Output Characteristics @ 25ºC



Fig. 2. Extended Output Characteristics @ 25ºC



Fig. 3. Output Characteristics @ 125ºC



Fig. 4. $R_{DS(on)}$ Normalized to 0.5 I_{D25} Value vs. Junction Temperature



Fig. 5. $R_{DS(on)}$ Normalized to 0.5 I_{D25} Value vs. I_D



Fig. 6. Drain Current vs. Case Temperature



Fig. 7. Input Admittance



Fig. 8. Transconductance



Fig. 9. Source Current vs. Source-To-Drain Voltage



Fig. 10. Gate Charge



Fig. 11. Capacitance



Fig. 12. Forward-Bias Safe Operating Area



Fig. 13. Maximum Transient Thermal Resistance