


PolarHT™ Power MOSFET


IXTK 88N30P
IXTQ 88N30P

$$\begin{aligned} V_{DSS} &= 300 \text{ V} \\ I_{D25} &= 88 \text{ A} \\ R_{DS(on)} &= 40 \text{ m}\Omega \end{aligned}$$


N-Channel Enhancement Mode



TO-3P (IXTQ)



TO-264(SP) (IXTK)



G = Gate D = Drain
S = Source TAB = Drain

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ\text{C to } 150^\circ\text{C}$	300	V
V_{DGR}	$T_J = 25^\circ\text{C to } 150^\circ\text{C}; R_{GS} = 1 \text{ M}\Omega$	300	V
V_{GSM}		± 20	V
I_{D25}	$T_C = 25^\circ\text{C}$	88	A
$I_{D(RMS)}$	External lead current limit	75	A
I_{DM}	$T_C = 25^\circ\text{C}$, pulse width limited by T_{JM}	220	A
I_{AR}	$T_C = 25^\circ\text{C}$	60	A
E_{AR}	$T_C = 25^\circ\text{C}$	60	mJ
E_{AS}	$T_C = 25^\circ\text{C}$	2.0	J
dv/dt	$I_S \leq I_{DM}$, $di/dt \leq 100 \text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DSS}$, $T_J \leq 150^\circ\text{C}$, $R_G = 4 \Omega$	10	V/ns
P_D	$T_C = 25^\circ\text{C}$	600	W
T_J		-55 ... +150	$^\circ\text{C}$
T_{JM}		150	$^\circ\text{C}$
T_{stg}		-55 ... +150	$^\circ\text{C}$
T_L	1.6 mm (0.062 in.) from case for 10 s	300	$^\circ\text{C}$
M_d	Mounting torque	1.13/10	Nm/lb.in.
Weight	TO-264	10	g
	TO-268	5	g

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
V_{DSS}	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	300		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	2.5		5.0 V
I_{GSS}	$V_{GS} = \pm 20 \text{ V}_{DC}$, $V_{DS} = 0$			$\pm 100 \text{ nA}$
I_{DSS}	$V_{DS} = V_{DSS}$			25 μA
	$V_{GS} = 0 \text{ V}$ $T_J = 125^\circ\text{C}$			250 μA
$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$, $I_D = 0.5 I_{D25}$ Pulse test, $t \leq 300 \mu\text{s}$, duty cycle $d \leq 2 \%$			40 $\text{m}\Omega$

Features

- International standard packages
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
 - easy to drive and to protect

Advantages


- Easy to mount
- Space savings
- High power density

PolarHT™ DMOS transistors utilize proprietary designs and process. US patent is pending.

Symbol	Test Conditions	Characteristic Values ($T_J = 25^\circ\text{C}$, unless otherwise specified)		
		Min.	Typ.	Max.
g_{fs}	$V_{DS} = 10\text{ V}; I_D = 0.5 I_{D25}$, pulse test	45	60	S
C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		6300	pF
C_{oss}			950	pF
C_{rss}			190	pF
$t_{d(on)}$	$V_{GS} = 10\text{ V}, V_{DS} = 0.5 V_{DSS}, I_D = 60\text{ A}$ $R_G = 3.3\ \Omega$ (External)		25	ns
t_r			24	ns
$t_{d(off)}$			96	ns
t_f			25	ns
$Q_{g(on)}$	$V_{GS} = 10\text{ V}, V_{DS} = 0.5 V_{DSS}, I_D = 0.5 I_{D25}$		180	nC
Q_{gs}			44	nC
Q_{gd}			90	nC
R_{thJC}	(TO-3P) (TO-264)		0.21	0.21 K/W
R_{thCK}				K/W

Source-Drain Diode		Characteristic Values ($T_J = 25^\circ\text{C}$, unless otherwise specified)		
Symbol	Test Conditions	Min.	typ.	Max.
I_S	$V_{GS} = 0\text{ V}$			88 A
I_{SM}	Repetitive			220 A
V_{SD}	$I_F = I_S, V_{GS} = 0\text{ V}$, Pulse test, $t \leq 300\ \mu\text{s}$, duty cycle $d \leq 2\%$			1.5 V
t_{rr}	$I_F = 25\text{ A}$ $-di/dt = 100\text{ A}/\mu\text{s}$ $V_R = 100\text{ V}$		250	ns
Q_{RM}			3.3	μC

TO-3P (IXTQ) Outline




- 1 - GATE
2 - DRAIN (COLLECTOR)
3 - SOURCE (EMITTER)
4 - DRAIN (COLLECTOR)

SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.185	.193	4.70	4.90
A1	.051	.059	1.30	1.50
A2	.057	.065	1.45	1.65
b	.035	.045	0.90	1.15
b2	.075	.087	1.90	2.20
b4	.114	.126	2.90	3.20
c	.022	.031	0.55	0.80
D	.780	.791	19.80	20.10
D1	.665	.677	16.90	17.20
E	.610	.622	15.50	15.80
E1	.531	.539	13.50	13.70
e	.215 BSC		5.45 BSC	
L	.779	.795	19.80	20.20
L1	.134	.142	3.40	3.60
ØP	.126	.134	3.20	3.40
ØP1	.272	.280	6.90	7.10
S	.193	.201	4.90	5.10

All metal area are tin plated.

TO-264(SP) Outline (IXFK)




SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.185	.209	4.70	5.30
A1	.102	.118	2.60	3.00
b	.035	.049	0.90	1.25
b1	.091	.106	2.30	2.70
b2	.110	.126	2.80	3.20
c	.020	.033	0.50	0.85
D	1.012	1.035	25.70	26.30
E	.776	.799	19.70	20.30
e	.215 BSC		5.46 BSC	
L	.768	.807	19.50	20.50
L1	.091	.106	2.30	2.70
ØP	.122	.138	3.10	3.50
Q	.228	.244	5.80	6.20
Q1	.346	.362	8.80	9.20
ØR	.150	.165	3.80	4.20
ØR1	.071	.087	1.80	2.20
S	.228	.244	5.80	6.20

- 1 - GATE
2, 4 - DRAIN (COLLECTOR)
3 - SOURCE (EMITTER)


NOTE: Leads and back heatsink are solder plated.

IXYS reserves the right to change limits, test conditions, and dimensions.


**Fig. 1. Output Characteristics
@ 25°C**




**Fig. 2. Extended Output Characteristics
@ 25°C**




**Fig. 3. Output Characteristics
@ 125°C**



**Fig. 4. $R_{DS(on)}$ Normalized to 0.5 I_{D25}
Value vs. Junction Temperature**



**Fig. 5. $R_{DS(on)}$ Normalized to
0.5 I_{D25} Value vs. I_D**



**Fig. 6. Drain Current vs. Case
Temperature**










Fig. 7. Input Admittance

Fig. 8. Transconductance

Fig. 9. Source Current vs. Source-To-Drain Voltage

Fig. 10. Gate Charge

Fig. 11. Capacitance

Fig. 12. Forward-Bias Safe Operating Area


Fig. 13. Maximum Transient Thermal Resistance

